SlideShare uma empresa Scribd logo
1 de 6
Baixar para ler offline
International
OPEN ACCESS Journal
Of Modern Engineering Research (IJMER)
| IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 1|
Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay
and Area in VLSI Design
G. Sivaiah1
, T. Kishore2
, K. Vijay Kumar3
1, 2, 3
(Assistant Professor, M.Tech, Dept. of ECE, Ravindra College Of Engineering For Women, Kurnool)
I. Introduction
The power consumption in a circuit can be decreased by reducing:
• Switching activity in the circuit
• Switching capacitance of each node
• Supply voltage
• Short-Circuit Current
Let’s look at a PTL design:
Fig 1 shows the PTL design
This kind of PTL design is called the Single-Rail Pass-Transistor Logic (also called LEAP). Here, a
basic AND/NAND function is implemented. The PMOS transistor which is connected opposite to the output
inverter is called a bleeder transistor, which is used to pull the weak „1‟ arriving at the input of the inverter.
Now, the advantage of PTL comes from the fact that it is best suitable to implement all the above
power reduction techniques:
1. Switching activity in the circuit can be reduced by eliminating the glitches. This can be done by controlling
the delays of each pass transistor (controlling the widths and lengths).
2. Switching capacitance of a node in the PTL will be less when compared to a node in the CMOS design.
Due to the smaller size of the transistors in PTL implementation.
• The lengths of the transistors should be as small as possible, because increased lengths result in more
IRdrop across the transistor.
• The widths of transistors also should be small. It‟s because the improvement seen in the switching of that
transistor will be subdued by the delay caused in the input, which is driving that wider gate.
3. Like the CMOS technologies, the supply voltage can be reduced at the cost of some increase in delay of the
circuit.
4. There are fewer ground connections (only at the inverters) means fewer V
DD
to GND connections during
switching. So theoretically PTL implementation should draw least amount of short circuit power.
Abstract: Power reduction is a serious concern now days. As the MOS devices are wide spread, there is
high need for circuits which consume less power, mainly for portable devices which run on batteries, like
Laptops and hand-held computers. The Pass-Transistor Logic (PTL) is a better way to implement circuits
designed for low power applications.
Keywords: Pass-Transistor Logic (PTL), MOS devices, low power applications.
Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design
| IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 2|
II. The Present Project
Fig 2 shows the Present Project Array & Cells structure
Steps followed to create the final 32x32 bit CMOS design:
1. A full adder is designed at the behavioral level in VHDL.
2. A multi_cell is implemented using the full adder and “and” gate.
3. The 32x32 bit multiplier is designed at the structural level using the „multi_cell‟ in VHDL.
4. The generated 32x32 bit multiplier code is simulated in ModelSim to verify its functionality.
5. Then the 32x32 bit multiplier is synthesized using Leonardo for TSMC025 technology.
6. The synthesized model is imported into Design Architect.
The critical path given by Leonardo for my design is:
“Eldo” simulator which is a part of the Anacad&Mentor package is used for simulations at the transistor level.
III. Implementations
There are basically 3 implementations I have manually designed transistor by transistor:
1. Normal PTL single rail design.
2. Transmission gate based design show in fig 3
3. A new PTL design based on special XOR/XNOR gates )
Fig 3 shows the implementation design pattern
Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design
| IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 3|
All the implementations are working properly. Actually, I have implemented and simulated a full 4x4
multiplier using the above transmission gate based design. The above design is robust w.r.t loads (has good
Delay Vs Load characteristics). The waveforms are looking robust like the CMOS based design with reasonable
delays. But, the Eldo is having problems with this implementation (not reporting the static power correctly).
IV. Power Consumption And Delay
Fig 4 shows the Power Consumption and Delay table
Only 15 transistors are needed. The XOR design implemented in here will not produce a complete
transition for 0, 0 inputs. It is considered that having smaller voltage swing will save dynamic power.
Given below are the previously obtained results for a 0.35μm 4x4 multiplier based on the new PTL cell
operating at 3.3V and 500 MHz.
[2]
(compared with other designs)
V. Area Overhead
Considering for each cell, the area consumed by CMOS is at least 4 times the area consumed by the
PTL design. So if we consider a 32x32 bit multiplier a much higher saving in area can be expected from the
PTL design.
VI. Proposed Model
There are two measures employed to overcome the draw backs in the conventional designs. Due to the
presence of the large number of transistors in the discharge path the delay is high and also large power is
consumed in power-up of the transistors. So, the number of nMOS transistors in the discharging path should be
reduced. Also there is a need to increase the pull down strength when the input data=1. So there is a need to
conditionally enhance the pull down strength when input data is “1.” This design inherits the upper part of the
SCCER design. Transistor stacking design of ip-DCO in Figure 4.4 and SCCER in Figure 4.6, is replaced by
removing the transistor N2 from the discharging path. Transistor N2 and N3 are connected in parallel to form a
two-input pass transistor logic (PTL)-based AND. It controls the discharge of transistor N1.
The input to the AND logic is always complementary to each other. As a result, the output node is kept
at zero most of the time. There is a floating node when both input signals equal to “0”. But it doesn‟t provide
any harm to the circuit performance. The critical circumstance occurs only when there is rising edges at the
clock pulse. Transistors N2 and N3 are turned ON together in this case to pass a weak logic high to node. This
weak pulse strength is enhanced by switching ON the transistor N1 by a time span equal to the delay provided
by inverter I1. The switching power at node can be reduced due to a diminished voltage swing. Unlike the
MHLLF design, where the discharge control signal is driven by a single transistor, parallel conduction of two
nMOS transistors (N2 and N3) speeds up the operations of pulse generation. On designing the flip-flop in this
way, the number of transistors in the discharging path can be reduced. This speeds up the pulse generation and
hence delay is reduced. The area overhead is also reduced.The flip-flop using the conditional enhancement
scheme is given in the Figure 3.
Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design
| IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 4|
Fig 5. Simulation Waveform of HPTL
Fig 6. Simulation Waveform of the Proposed Model
Pulses that trigger discharging are generated only when there is a need, so unwanted circuit activity due
to glitches can be avoided which reduces the overall power consumption. Pulse discharge can be made faster.
The delay inverters which consume more power for stretching the pulse width are replaced by the PMOS
transistors which enhances the pull down strength when there is a longer discharge path. Transistor sizes are
also reduced to provide area and power saving.
Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design
| IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 5|
The Waveforms
VII. Lessons Learnt
As there are no particular cell libraries for PTL designs. I had to manually create my own designs. The
mistake I have done is instead of creating a single logic gate and fully optimizing it; I aggressively designed the
entire multi_cell and tried to optimize the widths and lengths of that complex cell.
So whenever we want to create a complex cell, first we should start with a basic gate, try to get the best
optimized design and then go for the bigger one.
VIII. Conclusion
The area overhead of CMOS is at least 4 times more than the PTL. The power consumption is less in
case of PTL compared to CMOS. A good PTL design needs a lot of astute trade-offs. In clock generation
circuitry an AND function is removed and is replaced with a Pass Transistor logic based AND gate. Since in the
PTL style AND gate the n-mos transistors are in parallel they consume less power and provide a faster discharge
of the pulse. A software package called the TANNER EDA tools utilizing MOSIS 90nm technology is used for
the study. The comparison of the Number of transistors used and the Average power consumed for 100%
activity, 50% activity and 0% activity are done. The power consumed is for five cycles of operation. The power
consumption shows a decreasing trend as the switching activities are reduced. From the above results it is clear
that this type of design approach can be implemented in real space systems to increase the efficiency as well as
to minimize the power consumption
REFERENCE
[1] Dr. V D Agrawal‟s Project assignment.
[2] Fayed, A.A and Bayoumi, M.A., "A Low Power 10 Transistor Full Adder Cell for Embedded Architectures," in
Proc. IEEE Int/. Symp. Circuits and Systems, vol. 4, pp. 226-229, Sydney, Australia, May 2001.
[3] J. M. Rabaey, A. Chandrakasan, B Nikolic, Digital Integrated Circuits-A Design Perspective. Prentice Hall, 2004.
[4] R. Zimmermann and Wolfgang Fichtner, “Low-power Logic Styles: CMOS Versus Pass-Transistor Logic,” IEEE J.
Solid-State Circuits, vol.32, pp. 1079-1090, Jul. 1997.
[5] Geun Rae Cho, Tom Chen. "On The Impact of Technology Scaling On Mixed PTL/Static Circuits," 2002 IEEE
International Conference on Computer Design (ICCD'02),p. 322, 2002.
[6] Jyh-Ming Wang, Sung-Chuan Fang, Wu-Shiung Feng,“New Efficient Designs for XOR and XNOR Functions on the
Transistor Level,” IEEE J. of Solid-state Circuits, Vol. 29, pp. 780-786, July 1994.
[7] H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power IO-transistor full adders using novel XOR-
XNOR gates," IEEE Trans. on Circuits and Systems-I/: Analog and digital signal processing, vol. 49, no. 1, pp. 25-
30, Jan 2002.
[8] H. Lee and G.E. Sobelman, “A new low-voltage adder circuit,” in Proc. 7th Great Lakes Symp. VLSI, Urbana, IL,
1997.
[9] A. Shams and M. Bayoumi, “A new full adder cell for low-power applications,” in Proc. of the 1998 Great Lakes
Symposium ,1997.
Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design
| IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 6|
[10] K. Taki, “A Survey for Pass-Transistor Logic Technologies”, Proc. Asia South-Pacific Design Automation
Conference , pp. 223-226, February 1998.
Author Biographies
Mr. G. SIVAIAH completed his M.tech in VLSI System Design (V.L.S.I) in
Annamacharya Institute of Technology & Science, Rajampet. His area of interest is in the
field of VLSI. Now presently working as Assistant Professor in Ravindra College of
Engineering For Women Kurnool.
Mr. T.Kishore finished his M.tech in VLSI System Design (V.L.S.I) in St.Johns College
Engineering & Technology. His area of interest is in the field of VLSI. Now presently
working as Assistant Professor in Ravindra College of Engineering For Women Kurnool.
Mr. K.Vijay Kumar finished his M.tech in Communication Signal Processing (C.S.P) in
G.Pulla Reddy Engineering College, Kurnool. His area of interest is in the field of Digital
Signal Processing and Communications. Now presently working as Assistant Professor in
Ravindra College of Engineering For Women Kurnool.

Mais conteúdo relacionado

Mais procurados

Iaetsd low power pulse triggered flipflop with
Iaetsd low power pulse triggered flipflop withIaetsd low power pulse triggered flipflop with
Iaetsd low power pulse triggered flipflop withIaetsd Iaetsd
 
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...IJERA Editor
 
Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register Tanner
Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register TannerArea Efficient Pulsed Clocks & Pulsed Latches on Shift Register Tanner
Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register TannerIJMTST Journal
 
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...ijsrd.com
 
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...ijcisjournal
 
enhancement of low power pulse triggered flip-flop design based on signal fee...
enhancement of low power pulse triggered flip-flop design based on signal fee...enhancement of low power pulse triggered flip-flop design based on signal fee...
enhancement of low power pulse triggered flip-flop design based on signal fee...Kumar Goud
 
Lecture20 asic back_end_design
Lecture20 asic back_end_designLecture20 asic back_end_design
Lecture20 asic back_end_designHung Nguyen
 
Performance analysis of cmos comparator and cntfet comparator design
Performance analysis of cmos comparator and cntfet comparator designPerformance analysis of cmos comparator and cntfet comparator design
Performance analysis of cmos comparator and cntfet comparator designeSAT Publishing House
 
Harmonics analysis of four switch three phase inverter
Harmonics analysis of four switch three phase inverterHarmonics analysis of four switch three phase inverter
Harmonics analysis of four switch three phase inverterZac Darcy
 
Layout Design Implementation of NOR Gate
Layout Design Implementation of NOR Gate Layout Design Implementation of NOR Gate
Layout Design Implementation of NOR Gate IJEEE
 
(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015
(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015
(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015Suchitra goudar
 
Asic backend design
Asic backend designAsic backend design
Asic backend designkbipeen
 

Mais procurados (18)

Iaetsd low power pulse triggered flipflop with
Iaetsd low power pulse triggered flipflop withIaetsd low power pulse triggered flipflop with
Iaetsd low power pulse triggered flipflop with
 
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
Design and Implementation of Submicron Level 10T Full Adder in ALU Using Cell...
 
Design and Analysis of Low Power Implicit Pulse Triggered Flip-Flops
Design and Analysis of Low Power Implicit Pulse Triggered Flip-FlopsDesign and Analysis of Low Power Implicit Pulse Triggered Flip-Flops
Design and Analysis of Low Power Implicit Pulse Triggered Flip-Flops
 
Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register Tanner
Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register TannerArea Efficient Pulsed Clocks & Pulsed Latches on Shift Register Tanner
Area Efficient Pulsed Clocks & Pulsed Latches on Shift Register Tanner
 
Ijetcas14 647
Ijetcas14 647Ijetcas14 647
Ijetcas14 647
 
Ad4103173176
Ad4103173176Ad4103173176
Ad4103173176
 
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
Design and Analysis of Sequential Circuit for Leakage Power Reduction using S...
 
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
 
enhancement of low power pulse triggered flip-flop design based on signal fee...
enhancement of low power pulse triggered flip-flop design based on signal fee...enhancement of low power pulse triggered flip-flop design based on signal fee...
enhancement of low power pulse triggered flip-flop design based on signal fee...
 
H33038041
H33038041H33038041
H33038041
 
Lecture20 asic back_end_design
Lecture20 asic back_end_designLecture20 asic back_end_design
Lecture20 asic back_end_design
 
Performance analysis of cmos comparator and cntfet comparator design
Performance analysis of cmos comparator and cntfet comparator designPerformance analysis of cmos comparator and cntfet comparator design
Performance analysis of cmos comparator and cntfet comparator design
 
Harmonics analysis of four switch three phase inverter
Harmonics analysis of four switch three phase inverterHarmonics analysis of four switch three phase inverter
Harmonics analysis of four switch three phase inverter
 
Layout Design Implementation of NOR Gate
Layout Design Implementation of NOR Gate Layout Design Implementation of NOR Gate
Layout Design Implementation of NOR Gate
 
(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015
(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015
(VLSI DESIGN AND EMBEDDED SYSTEMS) technical seminar-2015
 
Ch33509513
Ch33509513Ch33509513
Ch33509513
 
G045053740
G045053740G045053740
G045053740
 
Asic backend design
Asic backend designAsic backend design
Asic backend design
 

Destaque

Internet 2036
Internet 2036Internet 2036
Internet 2036samipague
 
Dt31574579
Dt31574579Dt31574579
Dt31574579IJMER
 
Removal of Artefact from Shoe Print Image
Removal of Artefact from Shoe Print ImageRemoval of Artefact from Shoe Print Image
Removal of Artefact from Shoe Print ImageIJMER
 
Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...
Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...
Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...IJMER
 
Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...
Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...
Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...IJMER
 
Development of a Smart Mechatronic Tracking System to Enhance Solar Cell Pan...
Development of a Smart Mechatronic Tracking System to  Enhance Solar Cell Pan...Development of a Smart Mechatronic Tracking System to  Enhance Solar Cell Pan...
Development of a Smart Mechatronic Tracking System to Enhance Solar Cell Pan...IJMER
 
Andra vk händelseförlopp
Andra vk händelseförloppAndra vk händelseförlopp
Andra vk händelseförloppJessicaForsberg
 
Intranetizen IIC12: tips on intranet search
Intranetizen IIC12: tips on intranet searchIntranetizen IIC12: tips on intranet search
Intranetizen IIC12: tips on intranet searchIntranetizen
 
International Journal of Modern Engineering Research (IJMER)
International Journal of Modern Engineering Research (IJMER)International Journal of Modern Engineering Research (IJMER)
International Journal of Modern Engineering Research (IJMER)IJMER
 
Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...
Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...
Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...IJMER
 
Ijmer 41025357
Ijmer 41025357Ijmer 41025357
Ijmer 41025357IJMER
 
Performance Evaluation of Push-To-Talk Group Communication
Performance Evaluation of Push-To-Talk Group CommunicationPerformance Evaluation of Push-To-Talk Group Communication
Performance Evaluation of Push-To-Talk Group CommunicationIJMER
 
On Characterizations of NANO RGB-Closed Sets in NANO Topological Spaces
On Characterizations of NANO RGB-Closed Sets in NANO Topological SpacesOn Characterizations of NANO RGB-Closed Sets in NANO Topological Spaces
On Characterizations of NANO RGB-Closed Sets in NANO Topological SpacesIJMER
 
Objectives and assignment
Objectives and assignmentObjectives and assignment
Objectives and assignmentzinger3891
 
Vibration control of newly designed Tool and Tool-Holder for internal treadi...
Vibration control of newly designed Tool and Tool-Holder for  internal treadi...Vibration control of newly designed Tool and Tool-Holder for  internal treadi...
Vibration control of newly designed Tool and Tool-Holder for internal treadi...IJMER
 
Design and Development of Gate Signal for 36 Volt 1000Hz Three Phase Inverter
Design and Development of Gate Signal for 36 Volt 1000Hz Three  Phase InverterDesign and Development of Gate Signal for 36 Volt 1000Hz Three  Phase Inverter
Design and Development of Gate Signal for 36 Volt 1000Hz Three Phase InverterIJMER
 
E04012533
E04012533E04012533
E04012533IJMER
 

Destaque (20)

Internet 2036
Internet 2036Internet 2036
Internet 2036
 
Dt31574579
Dt31574579Dt31574579
Dt31574579
 
Removal of Artefact from Shoe Print Image
Removal of Artefact from Shoe Print ImageRemoval of Artefact from Shoe Print Image
Removal of Artefact from Shoe Print Image
 
Sience academy
Sience academySience academy
Sience academy
 
Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...
Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...
Design and Implmentation of Circular Cross Sectional Pressure Vessel Using Pr...
 
Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...
Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...
Stakeholders’ Perception of the Causes and Effect of Construction Delays on P...
 
Development of a Smart Mechatronic Tracking System to Enhance Solar Cell Pan...
Development of a Smart Mechatronic Tracking System to  Enhance Solar Cell Pan...Development of a Smart Mechatronic Tracking System to  Enhance Solar Cell Pan...
Development of a Smart Mechatronic Tracking System to Enhance Solar Cell Pan...
 
Andra vk händelseförlopp
Andra vk händelseförloppAndra vk händelseförlopp
Andra vk händelseförlopp
 
Intranetizen IIC12: tips on intranet search
Intranetizen IIC12: tips on intranet searchIntranetizen IIC12: tips on intranet search
Intranetizen IIC12: tips on intranet search
 
International Journal of Modern Engineering Research (IJMER)
International Journal of Modern Engineering Research (IJMER)International Journal of Modern Engineering Research (IJMER)
International Journal of Modern Engineering Research (IJMER)
 
Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...
Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...
Lossy Transmission Lines Terminated by Parallel Connected RC-Loads and in Ser...
 
Ijmer 41025357
Ijmer 41025357Ijmer 41025357
Ijmer 41025357
 
Performance Evaluation of Push-To-Talk Group Communication
Performance Evaluation of Push-To-Talk Group CommunicationPerformance Evaluation of Push-To-Talk Group Communication
Performance Evaluation of Push-To-Talk Group Communication
 
On Characterizations of NANO RGB-Closed Sets in NANO Topological Spaces
On Characterizations of NANO RGB-Closed Sets in NANO Topological SpacesOn Characterizations of NANO RGB-Closed Sets in NANO Topological Spaces
On Characterizations of NANO RGB-Closed Sets in NANO Topological Spaces
 
Water damage NYC
Water damage NYCWater damage NYC
Water damage NYC
 
Objectives and assignment
Objectives and assignmentObjectives and assignment
Objectives and assignment
 
Vibration control of newly designed Tool and Tool-Holder for internal treadi...
Vibration control of newly designed Tool and Tool-Holder for  internal treadi...Vibration control of newly designed Tool and Tool-Holder for  internal treadi...
Vibration control of newly designed Tool and Tool-Holder for internal treadi...
 
Design and Development of Gate Signal for 36 Volt 1000Hz Three Phase Inverter
Design and Development of Gate Signal for 36 Volt 1000Hz Three  Phase InverterDesign and Development of Gate Signal for 36 Volt 1000Hz Three  Phase Inverter
Design and Development of Gate Signal for 36 Volt 1000Hz Three Phase Inverter
 
E04012533
E04012533E04012533
E04012533
 
Tu van-tri-lieu
Tu van-tri-lieuTu van-tri-lieu
Tu van-tri-lieu
 

Semelhante a Ijmer 46050106

Design of ultra low power 8 channel analog multiplexer using dynamic threshol...
Design of ultra low power 8 channel analog multiplexer using dynamic threshol...Design of ultra low power 8 channel analog multiplexer using dynamic threshol...
Design of ultra low power 8 channel analog multiplexer using dynamic threshol...VLSICS Design
 
Delay Optimized Full Adder Design for High Speed VLSI Applications
Delay Optimized Full Adder Design for High Speed VLSI ApplicationsDelay Optimized Full Adder Design for High Speed VLSI Applications
Delay Optimized Full Adder Design for High Speed VLSI ApplicationsIRJET Journal
 
Extremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleExtremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleCSCJournals
 
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...VLSICS Design
 
Implementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersImplementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersKumar Goud
 
Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...IJARIIT
 
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...IJMER
 
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORMLOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORMVLSICS Design
 
Efficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptEfficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptIJARIIT
 
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder NAVEEN TOKAS
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD Editor
 
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...IRJET Journal
 
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGYANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGYcscpconf
 
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology csandit
 
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...VLSICS Design
 
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A Survey
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A SurveySub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A Survey
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A SurveyIJERA Editor
 

Semelhante a Ijmer 46050106 (20)

ha_report modified
ha_report  modifiedha_report  modified
ha_report modified
 
Design of ultra low power 8 channel analog multiplexer using dynamic threshol...
Design of ultra low power 8 channel analog multiplexer using dynamic threshol...Design of ultra low power 8 channel analog multiplexer using dynamic threshol...
Design of ultra low power 8 channel analog multiplexer using dynamic threshol...
 
Delay Optimized Full Adder Design for High Speed VLSI Applications
Delay Optimized Full Adder Design for High Speed VLSI ApplicationsDelay Optimized Full Adder Design for High Speed VLSI Applications
Delay Optimized Full Adder Design for High Speed VLSI Applications
 
Extremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor ModuleExtremely Low Power FIR Filter for a Smart Dust Sensor Module
Extremely Low Power FIR Filter for a Smart Dust Sensor Module
 
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
 
W04406104107
W04406104107W04406104107
W04406104107
 
Implementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select AddersImplementation of Area Effective Carry Select Adders
Implementation of Area Effective Carry Select Adders
 
Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...Implementation of pull up pull-down network for energy optimization in full a...
Implementation of pull up pull-down network for energy optimization in full a...
 
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
 
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORMLOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
 
Efficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using ptEfficient implementation of 2 bit magnitude comparator using pt
Efficient implementation of 2 bit magnitude comparator using pt
 
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
 
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
 
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGYANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
 
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
 
Ji3516041608
Ji3516041608Ji3516041608
Ji3516041608
 
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
 
Ch33509513
Ch33509513Ch33509513
Ch33509513
 
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A Survey
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A SurveySub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A Survey
Sub-Threshold Leakage Current Reduction Techniques In VLSI Circuits -A Survey
 

Mais de IJMER

A Study on Translucent Concrete Product and Its Properties by Using Optical F...
A Study on Translucent Concrete Product and Its Properties by Using Optical F...A Study on Translucent Concrete Product and Its Properties by Using Optical F...
A Study on Translucent Concrete Product and Its Properties by Using Optical F...IJMER
 
Developing Cost Effective Automation for Cotton Seed Delinting
Developing Cost Effective Automation for Cotton Seed DelintingDeveloping Cost Effective Automation for Cotton Seed Delinting
Developing Cost Effective Automation for Cotton Seed DelintingIJMER
 
Study & Testing Of Bio-Composite Material Based On Munja Fibre
Study & Testing Of Bio-Composite Material Based On Munja FibreStudy & Testing Of Bio-Composite Material Based On Munja Fibre
Study & Testing Of Bio-Composite Material Based On Munja FibreIJMER
 
Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)
Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)
Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)IJMER
 
Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...
Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...
Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...IJMER
 
Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...
Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...
Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...IJMER
 
Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...
Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...
Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...IJMER
 
Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...
Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...
Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...IJMER
 
Static Analysis of Go-Kart Chassis by Analytical and Solid Works Simulation
Static Analysis of Go-Kart Chassis by Analytical and Solid Works SimulationStatic Analysis of Go-Kart Chassis by Analytical and Solid Works Simulation
Static Analysis of Go-Kart Chassis by Analytical and Solid Works SimulationIJMER
 
High Speed Effortless Bicycle
High Speed Effortless BicycleHigh Speed Effortless Bicycle
High Speed Effortless BicycleIJMER
 
Integration of Struts & Spring & Hibernate for Enterprise Applications
Integration of Struts & Spring & Hibernate for Enterprise ApplicationsIntegration of Struts & Spring & Hibernate for Enterprise Applications
Integration of Struts & Spring & Hibernate for Enterprise ApplicationsIJMER
 
Microcontroller Based Automatic Sprinkler Irrigation System
Microcontroller Based Automatic Sprinkler Irrigation SystemMicrocontroller Based Automatic Sprinkler Irrigation System
Microcontroller Based Automatic Sprinkler Irrigation SystemIJMER
 
On some locally closed sets and spaces in Ideal Topological Spaces
On some locally closed sets and spaces in Ideal Topological SpacesOn some locally closed sets and spaces in Ideal Topological Spaces
On some locally closed sets and spaces in Ideal Topological SpacesIJMER
 
Intrusion Detection and Forensics based on decision tree and Association rule...
Intrusion Detection and Forensics based on decision tree and Association rule...Intrusion Detection and Forensics based on decision tree and Association rule...
Intrusion Detection and Forensics based on decision tree and Association rule...IJMER
 
Natural Language Ambiguity and its Effect on Machine Learning
Natural Language Ambiguity and its Effect on Machine LearningNatural Language Ambiguity and its Effect on Machine Learning
Natural Language Ambiguity and its Effect on Machine LearningIJMER
 
Evolvea Frameworkfor SelectingPrime Software DevelopmentProcess
Evolvea Frameworkfor SelectingPrime Software DevelopmentProcessEvolvea Frameworkfor SelectingPrime Software DevelopmentProcess
Evolvea Frameworkfor SelectingPrime Software DevelopmentProcessIJMER
 
Material Parameter and Effect of Thermal Load on Functionally Graded Cylinders
Material Parameter and Effect of Thermal Load on Functionally Graded CylindersMaterial Parameter and Effect of Thermal Load on Functionally Graded Cylinders
Material Parameter and Effect of Thermal Load on Functionally Graded CylindersIJMER
 
Studies On Energy Conservation And Audit
Studies On Energy Conservation And AuditStudies On Energy Conservation And Audit
Studies On Energy Conservation And AuditIJMER
 
An Implementation of I2C Slave Interface using Verilog HDL
An Implementation of I2C Slave Interface using Verilog HDLAn Implementation of I2C Slave Interface using Verilog HDL
An Implementation of I2C Slave Interface using Verilog HDLIJMER
 
Discrete Model of Two Predators competing for One Prey
Discrete Model of Two Predators competing for One PreyDiscrete Model of Two Predators competing for One Prey
Discrete Model of Two Predators competing for One PreyIJMER
 

Mais de IJMER (20)

A Study on Translucent Concrete Product and Its Properties by Using Optical F...
A Study on Translucent Concrete Product and Its Properties by Using Optical F...A Study on Translucent Concrete Product and Its Properties by Using Optical F...
A Study on Translucent Concrete Product and Its Properties by Using Optical F...
 
Developing Cost Effective Automation for Cotton Seed Delinting
Developing Cost Effective Automation for Cotton Seed DelintingDeveloping Cost Effective Automation for Cotton Seed Delinting
Developing Cost Effective Automation for Cotton Seed Delinting
 
Study & Testing Of Bio-Composite Material Based On Munja Fibre
Study & Testing Of Bio-Composite Material Based On Munja FibreStudy & Testing Of Bio-Composite Material Based On Munja Fibre
Study & Testing Of Bio-Composite Material Based On Munja Fibre
 
Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)
Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)
Hybrid Engine (Stirling Engine + IC Engine + Electric Motor)
 
Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...
Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...
Fabrication & Characterization of Bio Composite Materials Based On Sunnhemp F...
 
Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...
Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...
Geochemistry and Genesis of Kammatturu Iron Ores of Devagiri Formation, Sandu...
 
Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...
Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...
Experimental Investigation on Characteristic Study of the Carbon Steel C45 in...
 
Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...
Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...
Non linear analysis of Robot Gun Support Structure using Equivalent Dynamic A...
 
Static Analysis of Go-Kart Chassis by Analytical and Solid Works Simulation
Static Analysis of Go-Kart Chassis by Analytical and Solid Works SimulationStatic Analysis of Go-Kart Chassis by Analytical and Solid Works Simulation
Static Analysis of Go-Kart Chassis by Analytical and Solid Works Simulation
 
High Speed Effortless Bicycle
High Speed Effortless BicycleHigh Speed Effortless Bicycle
High Speed Effortless Bicycle
 
Integration of Struts & Spring & Hibernate for Enterprise Applications
Integration of Struts & Spring & Hibernate for Enterprise ApplicationsIntegration of Struts & Spring & Hibernate for Enterprise Applications
Integration of Struts & Spring & Hibernate for Enterprise Applications
 
Microcontroller Based Automatic Sprinkler Irrigation System
Microcontroller Based Automatic Sprinkler Irrigation SystemMicrocontroller Based Automatic Sprinkler Irrigation System
Microcontroller Based Automatic Sprinkler Irrigation System
 
On some locally closed sets and spaces in Ideal Topological Spaces
On some locally closed sets and spaces in Ideal Topological SpacesOn some locally closed sets and spaces in Ideal Topological Spaces
On some locally closed sets and spaces in Ideal Topological Spaces
 
Intrusion Detection and Forensics based on decision tree and Association rule...
Intrusion Detection and Forensics based on decision tree and Association rule...Intrusion Detection and Forensics based on decision tree and Association rule...
Intrusion Detection and Forensics based on decision tree and Association rule...
 
Natural Language Ambiguity and its Effect on Machine Learning
Natural Language Ambiguity and its Effect on Machine LearningNatural Language Ambiguity and its Effect on Machine Learning
Natural Language Ambiguity and its Effect on Machine Learning
 
Evolvea Frameworkfor SelectingPrime Software DevelopmentProcess
Evolvea Frameworkfor SelectingPrime Software DevelopmentProcessEvolvea Frameworkfor SelectingPrime Software DevelopmentProcess
Evolvea Frameworkfor SelectingPrime Software DevelopmentProcess
 
Material Parameter and Effect of Thermal Load on Functionally Graded Cylinders
Material Parameter and Effect of Thermal Load on Functionally Graded CylindersMaterial Parameter and Effect of Thermal Load on Functionally Graded Cylinders
Material Parameter and Effect of Thermal Load on Functionally Graded Cylinders
 
Studies On Energy Conservation And Audit
Studies On Energy Conservation And AuditStudies On Energy Conservation And Audit
Studies On Energy Conservation And Audit
 
An Implementation of I2C Slave Interface using Verilog HDL
An Implementation of I2C Slave Interface using Verilog HDLAn Implementation of I2C Slave Interface using Verilog HDL
An Implementation of I2C Slave Interface using Verilog HDL
 
Discrete Model of Two Predators competing for One Prey
Discrete Model of Two Predators competing for One PreyDiscrete Model of Two Predators competing for One Prey
Discrete Model of Two Predators competing for One Prey
 

Ijmer 46050106

  • 1. International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) | IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 1| Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design G. Sivaiah1 , T. Kishore2 , K. Vijay Kumar3 1, 2, 3 (Assistant Professor, M.Tech, Dept. of ECE, Ravindra College Of Engineering For Women, Kurnool) I. Introduction The power consumption in a circuit can be decreased by reducing: • Switching activity in the circuit • Switching capacitance of each node • Supply voltage • Short-Circuit Current Let’s look at a PTL design: Fig 1 shows the PTL design This kind of PTL design is called the Single-Rail Pass-Transistor Logic (also called LEAP). Here, a basic AND/NAND function is implemented. The PMOS transistor which is connected opposite to the output inverter is called a bleeder transistor, which is used to pull the weak „1‟ arriving at the input of the inverter. Now, the advantage of PTL comes from the fact that it is best suitable to implement all the above power reduction techniques: 1. Switching activity in the circuit can be reduced by eliminating the glitches. This can be done by controlling the delays of each pass transistor (controlling the widths and lengths). 2. Switching capacitance of a node in the PTL will be less when compared to a node in the CMOS design. Due to the smaller size of the transistors in PTL implementation. • The lengths of the transistors should be as small as possible, because increased lengths result in more IRdrop across the transistor. • The widths of transistors also should be small. It‟s because the improvement seen in the switching of that transistor will be subdued by the delay caused in the input, which is driving that wider gate. 3. Like the CMOS technologies, the supply voltage can be reduced at the cost of some increase in delay of the circuit. 4. There are fewer ground connections (only at the inverters) means fewer V DD to GND connections during switching. So theoretically PTL implementation should draw least amount of short circuit power. Abstract: Power reduction is a serious concern now days. As the MOS devices are wide spread, there is high need for circuits which consume less power, mainly for portable devices which run on batteries, like Laptops and hand-held computers. The Pass-Transistor Logic (PTL) is a better way to implement circuits designed for low power applications. Keywords: Pass-Transistor Logic (PTL), MOS devices, low power applications.
  • 2. Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design | IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 2| II. The Present Project Fig 2 shows the Present Project Array & Cells structure Steps followed to create the final 32x32 bit CMOS design: 1. A full adder is designed at the behavioral level in VHDL. 2. A multi_cell is implemented using the full adder and “and” gate. 3. The 32x32 bit multiplier is designed at the structural level using the „multi_cell‟ in VHDL. 4. The generated 32x32 bit multiplier code is simulated in ModelSim to verify its functionality. 5. Then the 32x32 bit multiplier is synthesized using Leonardo for TSMC025 technology. 6. The synthesized model is imported into Design Architect. The critical path given by Leonardo for my design is: “Eldo” simulator which is a part of the Anacad&Mentor package is used for simulations at the transistor level. III. Implementations There are basically 3 implementations I have manually designed transistor by transistor: 1. Normal PTL single rail design. 2. Transmission gate based design show in fig 3 3. A new PTL design based on special XOR/XNOR gates ) Fig 3 shows the implementation design pattern
  • 3. Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design | IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 3| All the implementations are working properly. Actually, I have implemented and simulated a full 4x4 multiplier using the above transmission gate based design. The above design is robust w.r.t loads (has good Delay Vs Load characteristics). The waveforms are looking robust like the CMOS based design with reasonable delays. But, the Eldo is having problems with this implementation (not reporting the static power correctly). IV. Power Consumption And Delay Fig 4 shows the Power Consumption and Delay table Only 15 transistors are needed. The XOR design implemented in here will not produce a complete transition for 0, 0 inputs. It is considered that having smaller voltage swing will save dynamic power. Given below are the previously obtained results for a 0.35μm 4x4 multiplier based on the new PTL cell operating at 3.3V and 500 MHz. [2] (compared with other designs) V. Area Overhead Considering for each cell, the area consumed by CMOS is at least 4 times the area consumed by the PTL design. So if we consider a 32x32 bit multiplier a much higher saving in area can be expected from the PTL design. VI. Proposed Model There are two measures employed to overcome the draw backs in the conventional designs. Due to the presence of the large number of transistors in the discharge path the delay is high and also large power is consumed in power-up of the transistors. So, the number of nMOS transistors in the discharging path should be reduced. Also there is a need to increase the pull down strength when the input data=1. So there is a need to conditionally enhance the pull down strength when input data is “1.” This design inherits the upper part of the SCCER design. Transistor stacking design of ip-DCO in Figure 4.4 and SCCER in Figure 4.6, is replaced by removing the transistor N2 from the discharging path. Transistor N2 and N3 are connected in parallel to form a two-input pass transistor logic (PTL)-based AND. It controls the discharge of transistor N1. The input to the AND logic is always complementary to each other. As a result, the output node is kept at zero most of the time. There is a floating node when both input signals equal to “0”. But it doesn‟t provide any harm to the circuit performance. The critical circumstance occurs only when there is rising edges at the clock pulse. Transistors N2 and N3 are turned ON together in this case to pass a weak logic high to node. This weak pulse strength is enhanced by switching ON the transistor N1 by a time span equal to the delay provided by inverter I1. The switching power at node can be reduced due to a diminished voltage swing. Unlike the MHLLF design, where the discharge control signal is driven by a single transistor, parallel conduction of two nMOS transistors (N2 and N3) speeds up the operations of pulse generation. On designing the flip-flop in this way, the number of transistors in the discharging path can be reduced. This speeds up the pulse generation and hence delay is reduced. The area overhead is also reduced.The flip-flop using the conditional enhancement scheme is given in the Figure 3.
  • 4. Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design | IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 4| Fig 5. Simulation Waveform of HPTL Fig 6. Simulation Waveform of the Proposed Model Pulses that trigger discharging are generated only when there is a need, so unwanted circuit activity due to glitches can be avoided which reduces the overall power consumption. Pulse discharge can be made faster. The delay inverters which consume more power for stretching the pulse width are replaced by the PMOS transistors which enhances the pull down strength when there is a longer discharge path. Transistor sizes are also reduced to provide area and power saving.
  • 5. Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design | IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 5| The Waveforms VII. Lessons Learnt As there are no particular cell libraries for PTL designs. I had to manually create my own designs. The mistake I have done is instead of creating a single logic gate and fully optimizing it; I aggressively designed the entire multi_cell and tried to optimize the widths and lengths of that complex cell. So whenever we want to create a complex cell, first we should start with a basic gate, try to get the best optimized design and then go for the bigger one. VIII. Conclusion The area overhead of CMOS is at least 4 times more than the PTL. The power consumption is less in case of PTL compared to CMOS. A good PTL design needs a lot of astute trade-offs. In clock generation circuitry an AND function is removed and is replaced with a Pass Transistor logic based AND gate. Since in the PTL style AND gate the n-mos transistors are in parallel they consume less power and provide a faster discharge of the pulse. A software package called the TANNER EDA tools utilizing MOSIS 90nm technology is used for the study. The comparison of the Number of transistors used and the Average power consumed for 100% activity, 50% activity and 0% activity are done. The power consumed is for five cycles of operation. The power consumption shows a decreasing trend as the switching activities are reduced. From the above results it is clear that this type of design approach can be implemented in real space systems to increase the efficiency as well as to minimize the power consumption REFERENCE [1] Dr. V D Agrawal‟s Project assignment. [2] Fayed, A.A and Bayoumi, M.A., "A Low Power 10 Transistor Full Adder Cell for Embedded Architectures," in Proc. IEEE Int/. Symp. Circuits and Systems, vol. 4, pp. 226-229, Sydney, Australia, May 2001. [3] J. M. Rabaey, A. Chandrakasan, B Nikolic, Digital Integrated Circuits-A Design Perspective. Prentice Hall, 2004. [4] R. Zimmermann and Wolfgang Fichtner, “Low-power Logic Styles: CMOS Versus Pass-Transistor Logic,” IEEE J. Solid-State Circuits, vol.32, pp. 1079-1090, Jul. 1997. [5] Geun Rae Cho, Tom Chen. "On The Impact of Technology Scaling On Mixed PTL/Static Circuits," 2002 IEEE International Conference on Computer Design (ICCD'02),p. 322, 2002. [6] Jyh-Ming Wang, Sung-Chuan Fang, Wu-Shiung Feng,“New Efficient Designs for XOR and XNOR Functions on the Transistor Level,” IEEE J. of Solid-state Circuits, Vol. 29, pp. 780-786, July 1994. [7] H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power IO-transistor full adders using novel XOR- XNOR gates," IEEE Trans. on Circuits and Systems-I/: Analog and digital signal processing, vol. 49, no. 1, pp. 25- 30, Jan 2002. [8] H. Lee and G.E. Sobelman, “A new low-voltage adder circuit,” in Proc. 7th Great Lakes Symp. VLSI, Urbana, IL, 1997. [9] A. Shams and M. Bayoumi, “A new full adder cell for low-power applications,” in Proc. of the 1998 Great Lakes Symposium ,1997.
  • 6. Impact of Hybrid Pass-Transistor Logic (HPTL) on Power, Delay and Area in VLSI Design | IJMER | ISSN: 2249–6645 | www.ijmer.com | Vol. 4 | Iss. 6| June. 2014 | 6| [10] K. Taki, “A Survey for Pass-Transistor Logic Technologies”, Proc. Asia South-Pacific Design Automation Conference , pp. 223-226, February 1998. Author Biographies Mr. G. SIVAIAH completed his M.tech in VLSI System Design (V.L.S.I) in Annamacharya Institute of Technology & Science, Rajampet. His area of interest is in the field of VLSI. Now presently working as Assistant Professor in Ravindra College of Engineering For Women Kurnool. Mr. T.Kishore finished his M.tech in VLSI System Design (V.L.S.I) in St.Johns College Engineering & Technology. His area of interest is in the field of VLSI. Now presently working as Assistant Professor in Ravindra College of Engineering For Women Kurnool. Mr. K.Vijay Kumar finished his M.tech in Communication Signal Processing (C.S.P) in G.Pulla Reddy Engineering College, Kurnool. His area of interest is in the field of Digital Signal Processing and Communications. Now presently working as Assistant Professor in Ravindra College of Engineering For Women Kurnool.