SlideShare uma empresa Scribd logo
1 de 29
Introduction To
Microelectronics
Ravi Dadsena
Microelectronics & Integrated Circuits
Microelectronics-
• It is defined as that area of technology associated with and applied to the
realization of electronic systems made of extremely small electronic parts
or elements.
• The term microelectronics is normally associated with integrated circuits
(IC).
• As the name suggest ue related to the study and
manufacturing(fabrication) of very small electronic design & components.
These device are made of semiconductor materials.Microelectronics
include active(transistors & diodes) and passive(R,L,C) components.
Integrated Ckt-
• It is an electronic assembly built in such a way that all the components in
the ckt are fabricated on a single container called the chip.(For
interconnection metallization is used)
• Silicon is generally used for IC fabrication.
• Temperature range Si-150◦C,Ge-100◦C,low leakage current,abundance.
Major process used in IC fabrication
Classification of ICS
a) Based on application :
• Linear ICS : These are discrete circuits which need external components like
resistor and capacitor for satisfactory performance apart from the input.They
work on analog signals rather than digital signals.eg-op-
amp,ADC,DAC,Timer(555).
• Digital ICS : They require only digital input and not any other component for
operation.eg-all ics likelogic gates,adders,comparaters etc.
b) Based on fabrication techniques :
• Monolithic ICS : All the active and passive components of a circuit can be
fabricated on a single piece of slicon.(Metallization is used for interconnection).
In this ic fabrication process is complex as this is used for fabrication of large
value of components.It involves many different fabrication techniques such as
oxidation,ion implantation,deposition of new material etc.eg-uchip,computer
chip,silicon chip,ic.
• Hybrid ICS : Separate components parts are attached to a ceramic substrate and
interconnected by means of either metallization pattern or wire bonds.
The only difference between monolithic & hybrid is their manufacturing
(fabrication) and construction.
Based on technology :
a) BJT – BIPOLAR
MOSFET – NMOS (N-Channel MOS)
PMOS (P-Channel MOS)
CMOS (Complimentary MOS)
BICMOS
Based on device count :
Nomenclature Active Device Typical function
SSI 1-100 gates,opamps
MSI 100-1000 Registers,filters etc
LSI 1000-100000 Up,a/d
VLSI 10*5 to 10*6 Memories,computers,signal processors
ULSI 10*6 Ultra large scale integration(used in japan)
IC Production Process
For fabrication of any ICS i.e. monolithic or hybrid various process are :
a) NMOS Process
b) CMOS Process
c) Bipolar Process
Processing Steps :
1) Crystal preparation : The substrate of ICS is generaliy a single crystal of silicon of
high purity which is lightly doped with impurities of n-type for a p-type
material and vice versa.
2) Masking(pattern generation) : Masks are produced by phtolithographic process.
In this process photoresist is applied to entire surface of wafer.Its physical
characterstics can be changed by exposure to light.In some methods laser beam
or E-beam may be used for developing the mask on the surface of wafer.2 types
of photoresist are there negative and positive photoresist.
3) Deposition : Films of various materials must be applied to the wafer during
processing,eg insulators,resistive films,conductive films,n and p type
semiconductor materials,dopants.For deposition we use CVD(chemical vapour
deposition) or PVD(physical vapour deposition).
4) Etching : Now by etching we remove the unwanted material from the substrate
by using photoresist and masks with the help of UV light.
1) Diffusion : It refers to controlled forced migration of impurities into the
substrate of adjacent material.Diffusion will occur between any silicon that has
different densities of impurity with impurity tending to diffuse from high conc.
area to low conc. area.Deposition and implantattion are different diffusion
techniques.
2) Oxidation : For producing SiO2 layer oxidation process is carried out so that
oxide is grown on the surface of substrate.This serves as a very good
insulator.Oxidation process consumes silicon.2 common approaches are
oxidation and dry oxidation.
3) Epitaxy (carried out only in bipolar process) : This involves growing a single
crystal film on the silicon surface.This is done by CVD.
4) Conductors and resistors : For interconnection of components on an IC
aluminium or other metals are generally used.
5) Packaging & testing : After processing,the ICS are tested and packaged.
IC Fabrication Process
Advantages of ICS over discrete components
• Fabrication process is simple.
• Low power consumption.
• Production will be in bulk quantity so that cost is getting reduced.
• More no of components will be fabricated in a single chip of IC.So size will be
reduced.
• Heat dissipation is reduced.
• More reliable.
• Space is less.
• Weight is less.
• Cost of production of electronic ckts due to batch production is reduced.
Disadvantages :
• Inductors and transformers cannot be fabricated.
• Capacitors with values more than 30pf cannot be fabricated on chip.
• Cannot withstand rough handling and excessive heat.(If we increase the
current, heat dissipation will be increased).
Bipolar and MOS Technology
1) Bipolar device : The basic active device used is BJT. The speed is very high with
bipolar process.
2) MOS Device :
• NMOS : primarily used in many applications, as mobility of p-type material is
poorer than n-type.Also it has excellent density and good performance.
• PMOS : It is dual of NMOS. The basic active device is the p-channel MOSFET.
• CMOS : Complementary MOS : It comprises both PMOS & NMOS.CMOS offers
improvement in power dissipation and performance when compared with
NMOS.
• BiCMOS : It is a combination of bipolar CMOS transistors Therefore in BiCMOS
technology we can have the advantages of both bipolar & CMOS technology.This
seems to be effective in speeding up VLSI ckts.
1) Bipolar device : The basic active device are NPN,PNP and BJT,UJT.
• Unipolar junction transistor(UJT) : Current conduction is due to only one type of
charge carriers i.e.majority charge carriers.
• Bipolar junction transistors : Current conduction is due to both the type of charge
carriers i.e. holes & electrons are majority and minority charge carriers.
NPN & PNP Transistors
Transistor can raise the strength of a weak signal hence it is used for amplification.It
consist of 2 PN junctionwith junctions formed by sandwiching either p-type or n-
type semiconductor layers a pair of opposite types.
MOSFET
MOSFET,gate is isolated from channel so –ve and +ve VGS can be applied.In
MOSFET gate is insulated from its conducting channel by an ultra thin metal oxide
insulating film (SiO2).Hence it is called as IGFET.
a) Depletion Enhancement MOSFET
b) Enhancement only MOSFET
Enhancement only MOSFET : It operates only in enhancement mode and has
no deplition mode.It has no channel between drain and source.
Working
• When Vgs=0 or Vgs<Vt then Id=0 i.e. drain current is 0.
• When Vds is applied or Vgs>Vt then Id flows i.e. drain current starts flowinf and
it is equal to
Id=K(Vgs-Vt)*2
K=design or conductivity parameter.
Transfer characterstics :
Fabrication of Active Elements
(Transistors & diodes)
Fabrication of transistor :
Transistor manufacturing process
Diodes manufacturing process
Fabrication of Passive Elements
(Resistor ,Capacitors & Inductors)
1. Silicon wafer (substrate) preparation
2. Epitaxial growth
3. Oxidation
4. Photolithography
5. Diffusion
6. Ion implantation
7. Isolation technique
8. Metallization
9. Assembly processing & packaging
Resistor :
• A resistor is a passive two-terminal electrical component that implements
electrical resistance as a circuit element.
• The current through a resistor is in direct proportion to the voltage across the
resistor's terminals. This relationship is represented by Ohm’s law (I=V/R)
• I is the current through the conductor in units of amperes, V is the potential
difference measured across the conductor in units of volts, and R is the resistance
of the conductor in units of ohms.
Resistance of a material
IC Resistor
Capacitors (Farads)
• Capacitor is a basic storage device to store electrical charges and release it as it is
required by the circuit. In a simple form it is made of two conductive plates
(Electrodes) and an insulating media (Dielectrics) which separate the electrodes.
• The charges (Q) on the capacitor plates depend on the voltage (V)and the
capacitance value (C) and is as follows:
Q=C.V
n-Si
SiO
2
n-Si
GROW 4000 A OXIDE ON N-TYPE SILICON
MATERIAL
PATTERN AND ETCH OXIDE<THEN ION
IMPLANT 50 KeV BORON TO FROM P+
REGION
Thin SiO2
Al
n-Si n-Si
GROW THIN OXIDE (2000 A)
PATTERN AND ETCH OXIDE TO FROM
CONTACT
DEPOSIT 5000A ALUMINUM
PATTERN AND ETCH ALUMINUM
Inductors (henry)
• An inductor (also choke, coil or reactor) is a passive two terminal electrical
component that stores energy in its magnetic field. For comparison,
a capacitor stores energy in an electric field, and a resistor does not store
energy but rather dissipates energy as heat.
• Any conductor has inductance. An inductor is typically made of a wire or other
conductor wound into a coil, to increase the magnetic field.
Uncertainties in IC Fabrication
• The precision of transistors and passive components fabricated using IC
technology is surprisingly, poor.
Sources of variations:
• Ion impant dose varies from point to point over the wafer and from wafer to
wafer.
• Thicknesses of layers after annealing vary due to temperature variations across
the wafer.
• Widths of regions vary systematically due to imperfect wafer flatness (leading
to focus problems) and randomly due to raggedness in the photoresist edges
after development.
PACKAGING TECHNIQUES
Once the IC has been produced, it requires a housing that will protect it from
damage. This damage could result from moisture, dirt, heat, radiation, or other
sources. The housing protects the device and aids in its handling and connection into
the system in which the IC is used.The three most common types of packages are
TRANSISTOR-OUTLINE (TO) PACKAGE, FLAT PACK, DUAL INLINE PACKAGE (DIP).
DUAL INLINE PACKAGE : The dual inline package (DIP) was designed primarily to
overcome the difficulties associated with handling and inserting packages into
mounting boards. DIPs are easily inserted by hand or machine and require no
spreaders, spacers, insulators, or lead-forming tools. Standard hand tools and
soldering irons can be used to field-service the devices. Plastic DIPs are finding wide
use in commercial applications, and a number of military systems are incorporating
ceramic DIPS.
Transitor-Outline Package :
The transistor-outline (TO) package was developed from early experience with
transistors. It was a reliable package that only required increasing the number of
leads to make it useful for ICs. Leads normally number between 2 and 12, with 10
being the most common for IC applications. Once the IC has been attached to the
header, bonding wires are used to attach the IC to the leads. The cover provides the
necessary protection for the device. You can easily see that the handling of an IC
without packaging would be difficult for a technician.
Flat pack
Many types of IC flat packs are being produced in various sizes and materials.
These packages are available in square, rectangular, oval, and circular
configurations with 10 to 60 external leads. They may be made of metal,
ceramic, epoxy, glass, or combinations of those materials.
SSI,MSI,LSI & VLSI
• SSI : Small Scale Integration
• MSI : Medium Scale Integration
• LSI : Large Scale Integration
• VLSI : Very Large Scale Integration
VLSI
Very Large Scale Integration
• design/manufacturing of extremely small, complex circuitry using modified
semiconductor material
• integrated circuit (IC) may contain millions of transistors, each a few mm in
size
• applications wide ranging: most electronic logic devices.
Origins of VLSI
• Much development motivated by WWII need for improved electronics,
especially for radar
• 1940 - Russell Ohl (Bell Laboratories) - first pn junction
• 1948 - Shockley, Bardeen, Brattain (Bell Laboratories) - first transistor
• 1956 Nobel Physics Prize
• Late 1950s - purification of Si advances to acceptable levels for use in electronics
• 1958 - Seymour Cray (Control Data Corporation) - first transistorized computer -
CDC 1604.
• 1959 - Jack St. Claire Kilby (Texas Instruments) - first integrated circuit - 10
components on 9 mm2
• 1959 - Robert Norton Noyce (founder, Fairchild Semiconductor) - improved
integrated circuit.
• 1968 - Noyce, Gordon E. Moore found Intel.
• 1971 - Ted Hoff (Intel) - first microprocessor (4004) - 2300 transistors on 9 mm2
• Since then - continued improvement in technology has allowed for increased
performance as predicted by Moore’s Law.
Three Dimensional VLSI
• The fabrication of a single integrated circuit whose functional parts (transistors,
etc) extend in three dimensions.
• The vertical orientation of several bare integrated circuits in a single package.
Advantages of VLSI :
• Low power dissipation.
• Area consumption is less.
• Power consumption is less.
• High speed of operation.

Mais conteúdo relacionado

Mais procurados

Intel 14nm aug11
Intel 14nm aug11Intel 14nm aug11
Intel 14nm aug11lopatto
 
Fabrication units in India and outside
Fabrication units in India and outsideFabrication units in India and outside
Fabrication units in India and outsideSubash John
 
Embedded project titles book 2012 12 -- embedded systems ieee 2012 projects
Embedded project titles book 2012 12 -- embedded systems ieee 2012 projectsEmbedded project titles book 2012 12 -- embedded systems ieee 2012 projects
Embedded project titles book 2012 12 -- embedded systems ieee 2012 projectspavan chavariya
 
Track 3 session 7 - st dev con 2016 - silicon photonics
Track 3   session 7 - st dev con 2016 - silicon photonicsTrack 3   session 7 - st dev con 2016 - silicon photonics
Track 3 session 7 - st dev con 2016 - silicon photonicsST_World
 
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...Edureka!
 
Track 3 session 3 - st dev con 2016 - flex - modern product developmert for...
Track 3   session 3 - st dev con 2016 - flex - modern product developmert for...Track 3   session 3 - st dev con 2016 - flex - modern product developmert for...
Track 3 session 3 - st dev con 2016 - flex - modern product developmert for...ST_World
 
00123160
0012316000123160
00123160pani256
 
VLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft versionVLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft versionMahmoud Abdellatif
 
Vlsi overview & career guidance
Vlsi overview & career guidanceVlsi overview & career guidance
Vlsi overview & career guidanceRichu Jose Cyriac
 
Silicon to photonics optical interconnect routing: Compass EOS
Silicon to photonics optical interconnect routing: Compass EOSSilicon to photonics optical interconnect routing: Compass EOS
Silicon to photonics optical interconnect routing: Compass EOSAsaf Somekh
 
1.4 0584 improving mv cable system specifications
1.4   0584 improving mv cable system specifications1.4   0584 improving mv cable system specifications
1.4 0584 improving mv cable system specificationsDutch Power
 
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate DielectricIRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate DielectricIRJET Journal
 

Mais procurados (20)

Intel 14nm aug11
Intel 14nm aug11Intel 14nm aug11
Intel 14nm aug11
 
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGYVERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
 
Fabrication units in India and outside
Fabrication units in India and outsideFabrication units in India and outside
Fabrication units in India and outside
 
Low power VLSI design
Low power VLSI designLow power VLSI design
Low power VLSI design
 
VLSI TECHNOLOGY
VLSI TECHNOLOGYVLSI TECHNOLOGY
VLSI TECHNOLOGY
 
Embedded project titles book 2012 12 -- embedded systems ieee 2012 projects
Embedded project titles book 2012 12 -- embedded systems ieee 2012 projectsEmbedded project titles book 2012 12 -- embedded systems ieee 2012 projects
Embedded project titles book 2012 12 -- embedded systems ieee 2012 projects
 
Track 3 session 7 - st dev con 2016 - silicon photonics
Track 3   session 7 - st dev con 2016 - silicon photonicsTrack 3   session 7 - st dev con 2016 - silicon photonics
Track 3 session 7 - st dev con 2016 - silicon photonics
 
Beyond cmos
Beyond cmosBeyond cmos
Beyond cmos
 
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
THE VLSI INDUSTRY - An Overview of Market, Job Functions And Product Developm...
 
Track 3 session 3 - st dev con 2016 - flex - modern product developmert for...
Track 3   session 3 - st dev con 2016 - flex - modern product developmert for...Track 3   session 3 - st dev con 2016 - flex - modern product developmert for...
Track 3 session 3 - st dev con 2016 - flex - modern product developmert for...
 
1 1 vlsi introduction_overview
1 1 vlsi introduction_overview1 1 vlsi introduction_overview
1 1 vlsi introduction_overview
 
00123160
0012316000123160
00123160
 
VLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft versionVLSI industry - Digital Design Engineers - draft version
VLSI industry - Digital Design Engineers - draft version
 
Vlsi overview & career guidance
Vlsi overview & career guidanceVlsi overview & career guidance
Vlsi overview & career guidance
 
Silicon to photonics optical interconnect routing: Compass EOS
Silicon to photonics optical interconnect routing: Compass EOSSilicon to photonics optical interconnect routing: Compass EOS
Silicon to photonics optical interconnect routing: Compass EOS
 
C0161018
C0161018C0161018
C0161018
 
Thunderbolt
ThunderboltThunderbolt
Thunderbolt
 
Sgcp12 dickerson-cal
Sgcp12 dickerson-calSgcp12 dickerson-cal
Sgcp12 dickerson-cal
 
1.4 0584 improving mv cable system specifications
1.4   0584 improving mv cable system specifications1.4   0584 improving mv cable system specifications
1.4 0584 improving mv cable system specifications
 
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate DielectricIRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
 

Destaque

Funding Patent Litigations
Funding Patent LitigationsFunding Patent Litigations
Funding Patent Litigationscbiyer
 
8051 Instruction Set
8051 Instruction Set8051 Instruction Set
8051 Instruction SetStupidsid.com
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integrationkriticka sharma
 
Laser diode fabrication
Laser diode fabricationLaser diode fabrication
Laser diode fabricationuttam999
 
Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To MicroelectronicsAnkita Jaiswal
 

Destaque (13)

Funding Patent Litigations
Funding Patent LitigationsFunding Patent Litigations
Funding Patent Litigations
 
8051 Instruction Set
8051 Instruction Set8051 Instruction Set
8051 Instruction Set
 
Uc 2(vii)
Uc 2(vii)Uc 2(vii)
Uc 2(vii)
 
CMOS Fabrication Process
CMOS Fabrication ProcessCMOS Fabrication Process
CMOS Fabrication Process
 
Vlsi 2
Vlsi 2Vlsi 2
Vlsi 2
 
Cmos process flow
Cmos process flowCmos process flow
Cmos process flow
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integration
 
Semiconductor laser
Semiconductor laserSemiconductor laser
Semiconductor laser
 
Semicondutor laser
Semicondutor laser Semicondutor laser
Semicondutor laser
 
Laser diode fabrication
Laser diode fabricationLaser diode fabrication
Laser diode fabrication
 
Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To Microelectronics
 
On cmos fabrication
On cmos fabricationOn cmos fabrication
On cmos fabrication
 
Semiconductor lasers
Semiconductor lasersSemiconductor lasers
Semiconductor lasers
 

Semelhante a Ue 1(v sem)

Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of ICGowri Kishore
 
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De BunkersEDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De BunkersRGPV De Bunkers
 
Monolithic implementation of parasitic elements
Monolithic implementation of parasitic elementsMonolithic implementation of parasitic elements
Monolithic implementation of parasitic elementsGOPICHAND NAGUBOINA
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication pptManjushree Mashal
 
Lecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationLecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationDr. Ghanshyam Singh
 
Electronic manufacturing and the integrated circuit
Electronic manufacturing and the integrated circuitElectronic manufacturing and the integrated circuit
Electronic manufacturing and the integrated circuitBenediktusMadika1
 
18EC655_Module-1.pptx
18EC655_Module-1.pptx18EC655_Module-1.pptx
18EC655_Module-1.pptxJazzSameer
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elementsvaibhav jindal
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elementsvaibhav jindal
 
Mosfet ppt by dhwani sametriya
Mosfet ppt by dhwani sametriyaMosfet ppt by dhwani sametriya
Mosfet ppt by dhwani sametriyaDhwani Sametriya
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETA. S. M. Jannatul Islam
 

Semelhante a Ue 1(v sem) (20)

Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of IC
 
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De BunkersEDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
 
Monolithic implementation of parasitic elements
Monolithic implementation of parasitic elementsMonolithic implementation of parasitic elements
Monolithic implementation of parasitic elements
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
VLSI-Design.pdf
VLSI-Design.pdfVLSI-Design.pdf
VLSI-Design.pdf
 
Module-1.pptx
Module-1.pptxModule-1.pptx
Module-1.pptx
 
Lecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationLecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparation
 
Electronic manufacturing and the integrated circuit
Electronic manufacturing and the integrated circuitElectronic manufacturing and the integrated circuit
Electronic manufacturing and the integrated circuit
 
18EC655_Module-1.pptx
18EC655_Module-1.pptx18EC655_Module-1.pptx
18EC655_Module-1.pptx
 
1549501456Lecture-1.pptx
1549501456Lecture-1.pptx1549501456Lecture-1.pptx
1549501456Lecture-1.pptx
 
My VLSI.pptx
My VLSI.pptxMy VLSI.pptx
My VLSI.pptx
 
Vlsi ppt priyanka
Vlsi ppt priyankaVlsi ppt priyanka
Vlsi ppt priyanka
 
INTEGRATED CIRCUIT
INTEGRATED CIRCUITINTEGRATED CIRCUIT
INTEGRATED CIRCUIT
 
VLSI FUNDAMENTALS--ABU SYED KUET
VLSI FUNDAMENTALS--ABU SYED KUETVLSI FUNDAMENTALS--ABU SYED KUET
VLSI FUNDAMENTALS--ABU SYED KUET
 
Rosh ppt
Rosh pptRosh ppt
Rosh ppt
 
Ic fab
Ic fabIc fab
Ic fab
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elements
 
Fabrication of passive elements
Fabrication of passive elementsFabrication of passive elements
Fabrication of passive elements
 
Mosfet ppt by dhwani sametriya
Mosfet ppt by dhwani sametriyaMosfet ppt by dhwani sametriya
Mosfet ppt by dhwani sametriya
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
 

Último

Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsSachinPawar510423
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsDILIPKUMARMONDAL6
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfRajuKanojiya4
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm Systemirfanmechengr
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptMadan Karki
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxVelmuruganTECE
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catcherssdickerson1
 

Último (20)

Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documents
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teams
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdf
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm System
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes  examplesPOWER SYSTEMS-1 Complete notes  examples
POWER SYSTEMS-1 Complete notes examples
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.ppt
 
Internet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptxInternet of things -Arshdeep Bahga .pptx
Internet of things -Arshdeep Bahga .pptx
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
 

Ue 1(v sem)

  • 2. Microelectronics & Integrated Circuits Microelectronics- • It is defined as that area of technology associated with and applied to the realization of electronic systems made of extremely small electronic parts or elements. • The term microelectronics is normally associated with integrated circuits (IC). • As the name suggest ue related to the study and manufacturing(fabrication) of very small electronic design & components. These device are made of semiconductor materials.Microelectronics include active(transistors & diodes) and passive(R,L,C) components. Integrated Ckt- • It is an electronic assembly built in such a way that all the components in the ckt are fabricated on a single container called the chip.(For interconnection metallization is used) • Silicon is generally used for IC fabrication. • Temperature range Si-150◦C,Ge-100◦C,low leakage current,abundance.
  • 3. Major process used in IC fabrication
  • 5. a) Based on application : • Linear ICS : These are discrete circuits which need external components like resistor and capacitor for satisfactory performance apart from the input.They work on analog signals rather than digital signals.eg-op- amp,ADC,DAC,Timer(555). • Digital ICS : They require only digital input and not any other component for operation.eg-all ics likelogic gates,adders,comparaters etc. b) Based on fabrication techniques : • Monolithic ICS : All the active and passive components of a circuit can be fabricated on a single piece of slicon.(Metallization is used for interconnection). In this ic fabrication process is complex as this is used for fabrication of large value of components.It involves many different fabrication techniques such as oxidation,ion implantation,deposition of new material etc.eg-uchip,computer chip,silicon chip,ic. • Hybrid ICS : Separate components parts are attached to a ceramic substrate and interconnected by means of either metallization pattern or wire bonds. The only difference between monolithic & hybrid is their manufacturing (fabrication) and construction.
  • 6. Based on technology : a) BJT – BIPOLAR MOSFET – NMOS (N-Channel MOS) PMOS (P-Channel MOS) CMOS (Complimentary MOS) BICMOS Based on device count : Nomenclature Active Device Typical function SSI 1-100 gates,opamps MSI 100-1000 Registers,filters etc LSI 1000-100000 Up,a/d VLSI 10*5 to 10*6 Memories,computers,signal processors ULSI 10*6 Ultra large scale integration(used in japan)
  • 7. IC Production Process For fabrication of any ICS i.e. monolithic or hybrid various process are : a) NMOS Process b) CMOS Process c) Bipolar Process Processing Steps : 1) Crystal preparation : The substrate of ICS is generaliy a single crystal of silicon of high purity which is lightly doped with impurities of n-type for a p-type material and vice versa. 2) Masking(pattern generation) : Masks are produced by phtolithographic process. In this process photoresist is applied to entire surface of wafer.Its physical characterstics can be changed by exposure to light.In some methods laser beam or E-beam may be used for developing the mask on the surface of wafer.2 types of photoresist are there negative and positive photoresist. 3) Deposition : Films of various materials must be applied to the wafer during processing,eg insulators,resistive films,conductive films,n and p type semiconductor materials,dopants.For deposition we use CVD(chemical vapour deposition) or PVD(physical vapour deposition). 4) Etching : Now by etching we remove the unwanted material from the substrate by using photoresist and masks with the help of UV light.
  • 8. 1) Diffusion : It refers to controlled forced migration of impurities into the substrate of adjacent material.Diffusion will occur between any silicon that has different densities of impurity with impurity tending to diffuse from high conc. area to low conc. area.Deposition and implantattion are different diffusion techniques. 2) Oxidation : For producing SiO2 layer oxidation process is carried out so that oxide is grown on the surface of substrate.This serves as a very good insulator.Oxidation process consumes silicon.2 common approaches are oxidation and dry oxidation. 3) Epitaxy (carried out only in bipolar process) : This involves growing a single crystal film on the silicon surface.This is done by CVD. 4) Conductors and resistors : For interconnection of components on an IC aluminium or other metals are generally used. 5) Packaging & testing : After processing,the ICS are tested and packaged.
  • 10. Advantages of ICS over discrete components • Fabrication process is simple. • Low power consumption. • Production will be in bulk quantity so that cost is getting reduced. • More no of components will be fabricated in a single chip of IC.So size will be reduced. • Heat dissipation is reduced. • More reliable. • Space is less. • Weight is less. • Cost of production of electronic ckts due to batch production is reduced. Disadvantages : • Inductors and transformers cannot be fabricated. • Capacitors with values more than 30pf cannot be fabricated on chip. • Cannot withstand rough handling and excessive heat.(If we increase the current, heat dissipation will be increased).
  • 11. Bipolar and MOS Technology 1) Bipolar device : The basic active device used is BJT. The speed is very high with bipolar process. 2) MOS Device : • NMOS : primarily used in many applications, as mobility of p-type material is poorer than n-type.Also it has excellent density and good performance. • PMOS : It is dual of NMOS. The basic active device is the p-channel MOSFET. • CMOS : Complementary MOS : It comprises both PMOS & NMOS.CMOS offers improvement in power dissipation and performance when compared with NMOS. • BiCMOS : It is a combination of bipolar CMOS transistors Therefore in BiCMOS technology we can have the advantages of both bipolar & CMOS technology.This seems to be effective in speeding up VLSI ckts. 1) Bipolar device : The basic active device are NPN,PNP and BJT,UJT. • Unipolar junction transistor(UJT) : Current conduction is due to only one type of charge carriers i.e.majority charge carriers. • Bipolar junction transistors : Current conduction is due to both the type of charge carriers i.e. holes & electrons are majority and minority charge carriers.
  • 12. NPN & PNP Transistors Transistor can raise the strength of a weak signal hence it is used for amplification.It consist of 2 PN junctionwith junctions formed by sandwiching either p-type or n- type semiconductor layers a pair of opposite types.
  • 13. MOSFET MOSFET,gate is isolated from channel so –ve and +ve VGS can be applied.In MOSFET gate is insulated from its conducting channel by an ultra thin metal oxide insulating film (SiO2).Hence it is called as IGFET. a) Depletion Enhancement MOSFET b) Enhancement only MOSFET Enhancement only MOSFET : It operates only in enhancement mode and has no deplition mode.It has no channel between drain and source.
  • 14. Working • When Vgs=0 or Vgs<Vt then Id=0 i.e. drain current is 0. • When Vds is applied or Vgs>Vt then Id flows i.e. drain current starts flowinf and it is equal to Id=K(Vgs-Vt)*2 K=design or conductivity parameter. Transfer characterstics :
  • 15. Fabrication of Active Elements (Transistors & diodes) Fabrication of transistor :
  • 18. Fabrication of Passive Elements (Resistor ,Capacitors & Inductors) 1. Silicon wafer (substrate) preparation 2. Epitaxial growth 3. Oxidation 4. Photolithography 5. Diffusion 6. Ion implantation 7. Isolation technique 8. Metallization 9. Assembly processing & packaging Resistor : • A resistor is a passive two-terminal electrical component that implements electrical resistance as a circuit element. • The current through a resistor is in direct proportion to the voltage across the resistor's terminals. This relationship is represented by Ohm’s law (I=V/R) • I is the current through the conductor in units of amperes, V is the potential difference measured across the conductor in units of volts, and R is the resistance of the conductor in units of ohms.
  • 19. Resistance of a material IC Resistor
  • 20. Capacitors (Farads) • Capacitor is a basic storage device to store electrical charges and release it as it is required by the circuit. In a simple form it is made of two conductive plates (Electrodes) and an insulating media (Dielectrics) which separate the electrodes. • The charges (Q) on the capacitor plates depend on the voltage (V)and the capacitance value (C) and is as follows: Q=C.V n-Si SiO 2 n-Si GROW 4000 A OXIDE ON N-TYPE SILICON MATERIAL PATTERN AND ETCH OXIDE<THEN ION IMPLANT 50 KeV BORON TO FROM P+ REGION Thin SiO2 Al n-Si n-Si GROW THIN OXIDE (2000 A) PATTERN AND ETCH OXIDE TO FROM CONTACT DEPOSIT 5000A ALUMINUM PATTERN AND ETCH ALUMINUM
  • 21. Inductors (henry) • An inductor (also choke, coil or reactor) is a passive two terminal electrical component that stores energy in its magnetic field. For comparison, a capacitor stores energy in an electric field, and a resistor does not store energy but rather dissipates energy as heat. • Any conductor has inductance. An inductor is typically made of a wire or other conductor wound into a coil, to increase the magnetic field.
  • 22.
  • 23. Uncertainties in IC Fabrication • The precision of transistors and passive components fabricated using IC technology is surprisingly, poor. Sources of variations: • Ion impant dose varies from point to point over the wafer and from wafer to wafer. • Thicknesses of layers after annealing vary due to temperature variations across the wafer. • Widths of regions vary systematically due to imperfect wafer flatness (leading to focus problems) and randomly due to raggedness in the photoresist edges after development.
  • 24. PACKAGING TECHNIQUES Once the IC has been produced, it requires a housing that will protect it from damage. This damage could result from moisture, dirt, heat, radiation, or other sources. The housing protects the device and aids in its handling and connection into the system in which the IC is used.The three most common types of packages are TRANSISTOR-OUTLINE (TO) PACKAGE, FLAT PACK, DUAL INLINE PACKAGE (DIP). DUAL INLINE PACKAGE : The dual inline package (DIP) was designed primarily to overcome the difficulties associated with handling and inserting packages into mounting boards. DIPs are easily inserted by hand or machine and require no spreaders, spacers, insulators, or lead-forming tools. Standard hand tools and soldering irons can be used to field-service the devices. Plastic DIPs are finding wide use in commercial applications, and a number of military systems are incorporating ceramic DIPS.
  • 25. Transitor-Outline Package : The transistor-outline (TO) package was developed from early experience with transistors. It was a reliable package that only required increasing the number of leads to make it useful for ICs. Leads normally number between 2 and 12, with 10 being the most common for IC applications. Once the IC has been attached to the header, bonding wires are used to attach the IC to the leads. The cover provides the necessary protection for the device. You can easily see that the handling of an IC without packaging would be difficult for a technician.
  • 26. Flat pack Many types of IC flat packs are being produced in various sizes and materials. These packages are available in square, rectangular, oval, and circular configurations with 10 to 60 external leads. They may be made of metal, ceramic, epoxy, glass, or combinations of those materials.
  • 27. SSI,MSI,LSI & VLSI • SSI : Small Scale Integration • MSI : Medium Scale Integration • LSI : Large Scale Integration • VLSI : Very Large Scale Integration
  • 28. VLSI Very Large Scale Integration • design/manufacturing of extremely small, complex circuitry using modified semiconductor material • integrated circuit (IC) may contain millions of transistors, each a few mm in size • applications wide ranging: most electronic logic devices. Origins of VLSI • Much development motivated by WWII need for improved electronics, especially for radar • 1940 - Russell Ohl (Bell Laboratories) - first pn junction • 1948 - Shockley, Bardeen, Brattain (Bell Laboratories) - first transistor • 1956 Nobel Physics Prize • Late 1950s - purification of Si advances to acceptable levels for use in electronics • 1958 - Seymour Cray (Control Data Corporation) - first transistorized computer - CDC 1604. • 1959 - Jack St. Claire Kilby (Texas Instruments) - first integrated circuit - 10 components on 9 mm2
  • 29. • 1959 - Robert Norton Noyce (founder, Fairchild Semiconductor) - improved integrated circuit. • 1968 - Noyce, Gordon E. Moore found Intel. • 1971 - Ted Hoff (Intel) - first microprocessor (4004) - 2300 transistors on 9 mm2 • Since then - continued improvement in technology has allowed for increased performance as predicted by Moore’s Law. Three Dimensional VLSI • The fabrication of a single integrated circuit whose functional parts (transistors, etc) extend in three dimensions. • The vertical orientation of several bare integrated circuits in a single package. Advantages of VLSI : • Low power dissipation. • Area consumption is less. • Power consumption is less. • High speed of operation.