SlideShare a Scribd company logo
1 of 28
[object Object],[object Object],X64 Workshop I/O Architecture
X64 Workshop ,[object Object],[object Object],[object Object],[object Object],[object Object],Introduction
Agenda ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop ----  PCI  ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI-X ,[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI / PCI-X ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI / PCI-X ,[object Object]
X64 Workshop --- PCI / PCI-X ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI/PCI-X ,[object Object],[object Object]
X64 Workshop --- PCI/PCI-X ,[object Object],[object Object]
X64 Workshop --- PCI/PCI-X ,[object Object],[object Object],[object Object],[object Object]
X64 workshop --- PCI/PCI-X ,[object Object],[object Object]
X64 Workshop --- PCI/PCI-X ,[object Object],[object Object]
X64 Workshop --- PCI/PCI-X ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI-e ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI-e ,[object Object],[object Object],[object Object]
X64 Workshop --- PCI-e ,[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI-e ,[object Object]
X64 Workshop --- PCI-e ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- PCI-e ,[object Object],[object Object]
X64 Workshop --- PCI-e ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
X64 Workshop --- Supported Options ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Block Diagram – 8 CPU Modules CPU Module H CPU Module G CPU Module F CPU Module E CPU Module D CPU Module C CPU Module B CPU Module A CPU0  CPU2  CPU1  CPU3  CPU4  CPU5  CPU6  CPU7  ILOM 8132 PCI-X  Tunnel CK8-04 LSI SAS1064 SHARED  100 MHz bus FW82546 FW82546 PCI-X 100 MHz PCI-X 100 MHz PCI-E 8-lane PCI-E 8-lane PCI-E 4-lane Motorola MPC8248 SP Video  over LAN Redirect VGA Video SAS HDDs 4 x 1 GB Ethernet DVI Video BCM 5221 Managed Power Supply Managed Power Supply Managed Power Supply Managed Power Supply Management Ethernet Serial Super I/O USB HUB IDE CD/DVD Rear USB Front USB USB [2..4] USB 1 USB 5 IDE USB 0 64 MB  DDR SDRAM 32 MB FLASH IO-04 PCI-E 8-lane PCI-E 8-lane PCI-E 4-lane Rage XL All HT links - 1 GHz 8 GB/sec
 
 
X64 Workshop --- PCI / PCI-X ,[object Object]
Useful Links ,[object Object],[object Object]
End ,[object Object],[object Object]

More Related Content

What's hot

03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_FinalGopi Krishnamurthy
 
PCIe BUS: A State-of-the-Art-Review
PCIe BUS: A State-of-the-Art-ReviewPCIe BUS: A State-of-the-Art-Review
PCIe BUS: A State-of-the-Art-ReviewIOSRJVSP
 
Sessions 6,7 Ethernet
Sessions 6,7 EthernetSessions 6,7 Ethernet
Sessions 6,7 EthernetSubhash Iyer
 
High Bandwidth Memory(HBM)
High Bandwidth Memory(HBM)High Bandwidth Memory(HBM)
High Bandwidth Memory(HBM)HARINATH REDDY
 
Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI ExpressSubhash Iyer
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampFPGA Central
 
IP PCIe
IP PCIeIP PCIe
IP PCIeSILKAN
 
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick44CON
 
P C I L O C A L B U S
P C I  L O C A L  B U S P C I  L O C A L  B U S
P C I L O C A L B U S jainfu2
 
Storage interface sata_pata
Storage interface sata_pataStorage interface sata_pata
Storage interface sata_pataPREMAL GAJJAR
 

What's hot (20)

03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
03_03_Implementing_PCIe_ATS_in_ARM-based_SoCs_Final
 
Khan and morrison_dq207
Khan and morrison_dq207Khan and morrison_dq207
Khan and morrison_dq207
 
PCIe BUS: A State-of-the-Art-Review
PCIe BUS: A State-of-the-Art-ReviewPCIe BUS: A State-of-the-Art-Review
PCIe BUS: A State-of-the-Art-Review
 
Sessions 6,7 Ethernet
Sessions 6,7 EthernetSessions 6,7 Ethernet
Sessions 6,7 Ethernet
 
High Bandwidth Memory(HBM)
High Bandwidth Memory(HBM)High Bandwidth Memory(HBM)
High Bandwidth Memory(HBM)
 
PCIe
PCIePCIe
PCIe
 
No sql presentation
No sql presentationNo sql presentation
No sql presentation
 
Thaker q3 2008
Thaker q3 2008Thaker q3 2008
Thaker q3 2008
 
Session 8,9 PCI Express
Session 8,9 PCI ExpressSession 8,9 PCI Express
Session 8,9 PCI Express
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
 
PCI & ISA bus
PCI & ISA busPCI & ISA bus
PCI & ISA bus
 
IP PCIe
IP PCIeIP PCIe
IP PCIe
 
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick
44CON 2014 - Stupid PCIe Tricks, Joe Fitzpatrick
 
P C I L O C A L B U S
P C I  L O C A L  B U S P C I  L O C A L  B U S
P C I L O C A L B U S
 
PCI
PCIPCI
PCI
 
Chapter22
Chapter22Chapter22
Chapter22
 
Isa Dma & Bus Masters
Isa Dma & Bus MastersIsa Dma & Bus Masters
Isa Dma & Bus Masters
 
Pc ie tl_layer (3)
Pc ie tl_layer (3)Pc ie tl_layer (3)
Pc ie tl_layer (3)
 
Pcie drivers basics
Pcie drivers basicsPcie drivers basics
Pcie drivers basics
 
Storage interface sata_pata
Storage interface sata_pataStorage interface sata_pata
Storage interface sata_pata
 

Similar to Io Architecture

PCI_Express_Basics_Background.pdf
PCI_Express_Basics_Background.pdfPCI_Express_Basics_Background.pdf
PCI_Express_Basics_Background.pdfzahixdd
 
PCIX Gigabit Ethernet Card Design
PCIX Gigabit Ethernet Card DesignPCIX Gigabit Ethernet Card Design
PCIX Gigabit Ethernet Card DesignMohamad Tisani
 
MPC854XE: PowerQUICC III Processors
MPC854XE: PowerQUICC III ProcessorsMPC854XE: PowerQUICC III Processors
MPC854XE: PowerQUICC III ProcessorsPremier Farnell
 
Difference between PCI PCI-X PCIe
Difference between PCI PCI-X PCIeDifference between PCI PCI-X PCIe
Difference between PCI PCI-X PCIeSUNODH GARLAPATI
 
Lame ps700 power 7 per sito
Lame ps700 power 7 per sitoLame ps700 power 7 per sito
Lame ps700 power 7 per sitoLorenzo Corbetta
 
Bus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based SystemsBus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based SystemsMurtadha Alsabbagh
 
Point to point interconnect
Point to point interconnectPoint to point interconnect
Point to point interconnectKinza Razzaq
 
Aewin network security appliance network management platform_scb8970
Aewin network security appliance network management platform_scb8970Aewin network security appliance network management platform_scb8970
Aewin network security appliance network management platform_scb8970Sirena Cheng
 
Hyper Transport Technology
Hyper Transport TechnologyHyper Transport Technology
Hyper Transport Technologynayakslideshare
 
Iaetsd asynchronous data transactions on so c using fifo
Iaetsd asynchronous data transactions on so c using fifoIaetsd asynchronous data transactions on so c using fifo
Iaetsd asynchronous data transactions on so c using fifoIaetsd Iaetsd
 
NAT 64 FPGA Implementation
NAT 64 FPGA ImplementationNAT 64 FPGA Implementation
NAT 64 FPGA ImplementationJanith Rukman
 

Similar to Io Architecture (20)

PCI_Express_Basics_Background.pdf
PCI_Express_Basics_Background.pdfPCI_Express_Basics_Background.pdf
PCI_Express_Basics_Background.pdf
 
Detailed iSCSI presentation
Detailed iSCSI presentationDetailed iSCSI presentation
Detailed iSCSI presentation
 
PCIX Gigabit Ethernet Card Design
PCIX Gigabit Ethernet Card DesignPCIX Gigabit Ethernet Card Design
PCIX Gigabit Ethernet Card Design
 
MPC854XE: PowerQUICC III Processors
MPC854XE: PowerQUICC III ProcessorsMPC854XE: PowerQUICC III Processors
MPC854XE: PowerQUICC III Processors
 
Ch6 030702
Ch6 030702Ch6 030702
Ch6 030702
 
Difference between PCI PCI-X PCIe
Difference between PCI PCI-X PCIeDifference between PCI PCI-X PCIe
Difference between PCI PCI-X PCIe
 
Introduction to Serial RapidIO® (SRIO) by IDT
Introduction to Serial RapidIO® (SRIO) by IDTIntroduction to Serial RapidIO® (SRIO) by IDT
Introduction to Serial RapidIO® (SRIO) by IDT
 
Cpi unit 01
Cpi unit 01Cpi unit 01
Cpi unit 01
 
Thaker q3 2008
Thaker q3 2008Thaker q3 2008
Thaker q3 2008
 
Pc interface
Pc interfacePc interface
Pc interface
 
Lame ps700 power 7 per sito
Lame ps700 power 7 per sitoLame ps700 power 7 per sito
Lame ps700 power 7 per sito
 
Bus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based SystemsBus Interfacing with Intel Microprocessors Based Systems
Bus Interfacing with Intel Microprocessors Based Systems
 
Cyclone IV FPGA Device
Cyclone IV FPGA DeviceCyclone IV FPGA Device
Cyclone IV FPGA Device
 
uCluster
uClusteruCluster
uCluster
 
Point to point interconnect
Point to point interconnectPoint to point interconnect
Point to point interconnect
 
Aewin network security appliance network management platform_scb8970
Aewin network security appliance network management platform_scb8970Aewin network security appliance network management platform_scb8970
Aewin network security appliance network management platform_scb8970
 
Hyper Transport Technology
Hyper Transport TechnologyHyper Transport Technology
Hyper Transport Technology
 
Iaetsd asynchronous data transactions on so c using fifo
Iaetsd asynchronous data transactions on so c using fifoIaetsd asynchronous data transactions on so c using fifo
Iaetsd asynchronous data transactions on so c using fifo
 
100 M pps on PC.
100 M pps on PC.100 M pps on PC.
100 M pps on PC.
 
NAT 64 FPGA Implementation
NAT 64 FPGA ImplementationNAT 64 FPGA Implementation
NAT 64 FPGA Implementation
 

More from Aero Plane

Platform Disk Support 2
Platform Disk Support 2Platform Disk Support 2
Platform Disk Support 2Aero Plane
 
X64 Workshop Linux Information Gathering
X64 Workshop Linux Information GatheringX64 Workshop Linux Information Gathering
X64 Workshop Linux Information GatheringAero Plane
 
Information Gathering 2
Information Gathering 2Information Gathering 2
Information Gathering 2Aero Plane
 
Hardware Management Module
Hardware Management ModuleHardware Management Module
Hardware Management ModuleAero Plane
 
Cpu And Memory Events
Cpu And Memory EventsCpu And Memory Events
Cpu And Memory EventsAero Plane
 
Driving The Platform 2
Driving The Platform 2Driving The Platform 2
Driving The Platform 2Aero Plane
 
Advanced Diagnostics 2
Advanced Diagnostics 2Advanced Diagnostics 2
Advanced Diagnostics 2Aero Plane
 

More from Aero Plane (7)

Platform Disk Support 2
Platform Disk Support 2Platform Disk Support 2
Platform Disk Support 2
 
X64 Workshop Linux Information Gathering
X64 Workshop Linux Information GatheringX64 Workshop Linux Information Gathering
X64 Workshop Linux Information Gathering
 
Information Gathering 2
Information Gathering 2Information Gathering 2
Information Gathering 2
 
Hardware Management Module
Hardware Management ModuleHardware Management Module
Hardware Management Module
 
Cpu And Memory Events
Cpu And Memory EventsCpu And Memory Events
Cpu And Memory Events
 
Driving The Platform 2
Driving The Platform 2Driving The Platform 2
Driving The Platform 2
 
Advanced Diagnostics 2
Advanced Diagnostics 2Advanced Diagnostics 2
Advanced Diagnostics 2
 

Io Architecture

  • 1.
  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8.
  • 9.
  • 10.
  • 11.
  • 12.
  • 13.
  • 14.
  • 15.
  • 16.
  • 17.
  • 18.
  • 19.
  • 20.
  • 21.
  • 22.
  • 23. Block Diagram – 8 CPU Modules CPU Module H CPU Module G CPU Module F CPU Module E CPU Module D CPU Module C CPU Module B CPU Module A CPU0 CPU2 CPU1 CPU3 CPU4 CPU5 CPU6 CPU7 ILOM 8132 PCI-X Tunnel CK8-04 LSI SAS1064 SHARED 100 MHz bus FW82546 FW82546 PCI-X 100 MHz PCI-X 100 MHz PCI-E 8-lane PCI-E 8-lane PCI-E 4-lane Motorola MPC8248 SP Video over LAN Redirect VGA Video SAS HDDs 4 x 1 GB Ethernet DVI Video BCM 5221 Managed Power Supply Managed Power Supply Managed Power Supply Managed Power Supply Management Ethernet Serial Super I/O USB HUB IDE CD/DVD Rear USB Front USB USB [2..4] USB 1 USB 5 IDE USB 0 64 MB DDR SDRAM 32 MB FLASH IO-04 PCI-E 8-lane PCI-E 8-lane PCI-E 4-lane Rage XL All HT links - 1 GHz 8 GB/sec
  • 24.  
  • 25.  
  • 26.
  • 27.
  • 28.

Editor's Notes

  1. What is not included Hypertransport interconnect
  2. Explain bus loading 10-12 loads. Explain use of PCI bridges to extend the number of devices PCI implements reflective wave switching signal drivers The driver drives a half signal swing signal on the rising edge of the PCI clock. The signal propogates down the PCI bus and is reflected at the end of the transmission line where there is no termination. The reflection causes the half signal to double. Half duplex. Show how the bus is half duplex – only one action can occur on the bus at a time, ie transmit or receive. These cannot occur at the same time
  3. Take our 8 bit character 10101010 divide into a 3bit and 5 bit entry as below 101 01010 transpose the entry 01010 101 if data the entry becomes D 10.5 we then lookup the entry for D10 and these 5bits become a six bit paqtter We then lookup the entry for the .5 and these three bits become four bits ans adding the two together become 10bits D10 becomes 101010 .5 becomes 1010 10b = 1010101010 D31.7 (all 1s) becomes 101011. 1110/0111